set_property BITSTREAM.GENERAL.UNCONSTRAINEDPINS Allow [current_design]
set_property SEVERITY {Warning} [get_drc_checks UCIO-1]
set_property SEVERITY {Warning} [get_drc_checks NSTD-1]
'VERILOG' 카테고리의 다른 글
| Rotary Encoder(RSI 503) 및 MAX33076E(수신기) VERILOG 동작 (0) | 2024.04.05 |
|---|---|
| DMA(Direct Memory Access) Loop test (1) | 2024.03.06 |
| ZCU102-G + AD7606C18 Simultaneous Sampling ADC 8ch 18Bit -4 parallel (1) | 2024.02.27 |
| ZCU102-G + AD7606C18 Simultaneous Sampling ADC 8ch 18Bit -3 parallel (0) | 2024.02.27 |
| ZCU102-G + AD7606C18 Simultaneous Sampling ADC 8ch 18Bit -2 parallel (1) | 2024.02.27 |
